Search citation statements

Order By: Relevance
Select...
2
1
0
3
0

Year Published

1984
1984
1984
1984

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

0
3
0
Order By: Relevance
“…One hardware structure for implementing this algorithm might be the single bus parallel processor structure proposed by Pottle et ale [5], [11]. In this structure, an array of k processors, each with its associated memory unit, communicate via a single common bus.…”
Section: A Time-step Parallelalgorithmmentioning
See 2 more Smart Citations
Create an account to read the remaining citation statements from this report. You will also get access to:
  • Search over 1.2b+ citation statments to see what is being said about any topic in the research literature
  • Advanced Search to find publications that support or contrast your research
  • Citation reports and visualizations to easily see what publications are saying about each other
  • Browser extension to see Smart Citations wherever you read research
  • Dashboards to evaluate and keep track of groups of publications
  • Alerts to stay on top of citations as they happen
  • Automated reference checks to make sure you are citing reliable research in your manuscripts
  • 7 day free preview of our premium features.

Trusted by researchers and organizations around the world

Over 130,000 students researchers, and industry experts at use scite

See what students are saying

rupbmjkragerfmgwileyiopcupepmcmbcthiemesagefrontiersapsiucrarxivemeralduhksmucshluniversity-of-gavle
“…One hardware structure for implementing this algorithm might be the single bus parallel processor structure proposed by Pottle et ale [5], [11]. In this structure, an array of k processors, each with its associated memory unit, communicate via a single common bus.…”
Section: A Time-step Parallelalgorithmmentioning
“…The equation for the system under simulation is a set of strictly proper, i.e., g is only a function of x, state equations describing each component of the system given in (1) and (2) together with the algebraic connection (5). To implement the relaxation algorithm in parallel one uses separate processors to integrate each component differential equation (or appropriately defined groups of component differential equations) and carry out the multiplications required to evaluate the connection equations.…”
Section: Componentwise Parallel Algorithmmentioning
See 1 more Smart Citation