DOI: 10.1109/date.2004.1269067
View full text

Abstract: Networks-on-Chip (NoC) has been proposed as a solution for addressing the design challenges of future highperformance nanoscale architectures. Innovative systemlevel performance models are required for designing NoC based architectures. This paper presents a VHDL based cycle accurate register transfer level model for evaluating the latency, throughput, dynamic, and leakage power consumption of NoC based interconnection architectures. We implemented a parameterized register transfer level design of the NoC arc…

expand abstract