A new cascaded multilevel inverter with series and parallel connection ability of DC voltage sources

Babaei, Ebrahim; Gowgani, Saeed Sheermohammadzadeh; Sabahi, Mehran

doi:10.3906/elk-1210-106

Cited by 17 publications

(9 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Asymmetrical cascaded transformer‐based multilevel inverters: the relationships between number of switches embedded in binary inverter, trinary inverter, suggested inverter in Binary, Trinary, with respect to their created steps can be respectively represented as follows:

N_{Switch, Binary} = 4 \frac{Ln ((), M_{Level} + 1)}{Ln 2} - 4,

N_{italicSwitch, Trinary} = 4 \frac{Ln ((), M_{italicLevel})}{Ln 3},

N_{italicSwitch, ([], 37)} = 6 \frac{Ln ((), M_{italicLevel})}{Ln 5},

N_{italicSwitch, ([], 38)} = \frac{true}{2} ((), M_{Level} + 5),

N_{italicSwitch, ([], 39)} = 2 \frac{Ln ((), M_{Level} +)}{Ln 2} + 2,

N_{italicSwitch, ([], 40)} = ([], Ln ((), \frac{M_{Level} + 1}{2}) \times \frac{3 normaln - 1}{Ln ((), normaln + 1)}) + 4 .

…”

Section: Held Forth Cascaded Transformer‐based Odd‐nary Multilevel Inmentioning

confidence: 99%

See 1 more Smart Citation

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

Falehi

Rafiee

2018

Math Methods in App Sciences

View full text Add to dashboard Cite

Creating a high‐step staircase sinusoidal voltage taking into account of low number of switches is recognized as a significant challenge ahead of inventors of power electronics. This paper suggests a maiden cascaded transformer‐based multilevel inverter to effectively develop and solve the abovementioned challenge. Hence, via appending the bidirectional switches to the capacitors of submultilevel inverter as well as low‐frequency transformers, the proposed inverter structure can flexibly operate as so‐called “odd‐nary asymmetrical multilevel inverter.” From the perspective of low‐order harmonics produced by all inverter structures, apart from inverter type, it is essential that an effective strategy to be implemented to eliminate these harmonics. Toward this subject, kerf‐style Selective Harmonic Elimination Pulse Width Modulation (SHEPWM) has been scheduled as an optimization problem. Because of nature of multiobjective state of the problem, application of the multiobjective optimization technique is inevitable. Considering significant performance of Multi Objective Particle Swarm Optimization (MOPSO) for solving the nonlinear objectives, the elimination of fifth, seventh, and 11th harmonics is formulated by relevant fitness functions based on MOPSO. Putting it all together, the relevant analytical study accompanying both the simulation and experimental results has transparently verified the performance of the proposed multilevel inverter. Furthermore, elimination of all three designated low‐order harmonics, ie, fifth, seventh, and 11th harmonics using MOPSO‐based kerf‐style SHEPWM strategy has been well confirmed.

show abstract

N_{Switch, Binary} = 4 \frac{Ln ((), M_{Level} + 1)}{Ln 2} - 4,

N_{italicSwitch, Trinary} = 4 \frac{Ln ((), M_{italicLevel})}{Ln 3},

N_{italicSwitch, ([], 37)} = 6 \frac{Ln ((), M_{italicLevel})}{Ln 5},

N_{italicSwitch, ([], 38)} = \frac{true}{2} ((), M_{Level} + 5),

N_{italicSwitch, ([], 39)} = 2 \frac{Ln ((), M_{Level} +)}{Ln 2} + 2,

N_{italicSwitch, ([], 40)} = ([], Ln ((), \frac{M_{Level} + 1}{2}) \times \frac{3 normaln - 1}{Ln ((), normaln + 1)}) + 4 .

…”

Section: Held Forth Cascaded Transformer‐based Odd‐nary Multilevel Inmentioning

confidence: 99%

“…Asymmetrical cascaded transformer-based multilevel inverters: the relationships between number of switches embedded in binary inverter, trinary inverter, suggested inverter in Binary, Trinary, [37][38][39][40] with respect to their created steps can be respectively represented as follows:…”

Section: Comparison Of Suggested Cascaded Transformer-based Multilementioning

confidence: 99%

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

Falehi

Rafiee

2018

Math Methods in App Sciences

View full text Add to dashboard Cite

show abstract

“…Similarly, flying capacitor MLI has multiple capacitors with switches. The main advantage of CMI is, it has only switches, without any diodes and capacitors [8][9][10]. Z-Source-CMI (ZS-CMI) overcome the disadvantages of traditional CMI with singlestage inversion [11][12][13][14].…”

Section: Introductionmentioning

confidence: 99%

Design and Experimental Investigation of Modified Switched Coupled Inductor Quasi Z-Source Cascaded Multilevel Inverter

Rajan¹,

Premalatha²

2020

Gazi University Journal of Science

View full text Add to dashboard Cite

show abstract

“…The switching losses and harmonics are increased if a number of switching devices used in the inverter. The various symmetrical and asymmetrical inverters introduced in [7]- [9] uses a minimum number of dc input sources, but require more power switches. Hence the circuit becomes more complex, and it effectively increases the cost of the inverter.…”

Section: Introductionmentioning

confidence: 99%

An Asymmetrical Multilevel Inverter Model with minimum power electronic components

Ganapathy¹,

Moses²,

Banu³

2019

IJRAT

View full text Add to dashboard Cite

In this paper, a novel cascaded multilevel inverter is being proposed without using a full bridge inverter module. By arranging the input dc sources in a proper sequence, this proposed system eliminates the role of the full bridge inverter module. This paper is mainly focusing on the number of power switches used in order for the particular level output. The main advantage of this proposed model is its simplified structure which leads the proposed structure to be more compact. Two different input voltage patterns have been described here for the proposed scheme. For each voltage pattern, different voltage output levels are obtained. The output voltage level can be increased effectively by choosing the proper input voltage magnitude. It uses only the asymmetrical mode of configuration. Its simulation and experimental results verify the operation and performance of the proposed system. Finally, the comparative analysis has been made with some recently developed topologies to ensure the effectiveness of the proposed system.

show abstract

A new cascaded multilevel inverter with series and parallel connection ability of DC voltage sources

Cited by 17 publications

References 20 publications

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

Design and Experimental Investigation of Modified Switched Coupled Inductor Quasi Z-Source Cascaded Multilevel Inverter

An Asymmetrical Multilevel Inverter Model with minimum power electronic components

Contact Info

Product

Resources

About