2007
DOI: 10.1109/tcsi.2007.893509
|View full text |Cite
|
Sign up to set email alerts
|

A Multichip Pulse-Based Neuromorphic Infrastructure and Its Application to a Model of Orientation Selectivity

Abstract: Abstract-The growing interest in pulse-mode processing by neural networks is encouraging the development of hardware implementations of massively parallel networks of integrate-and-fire neurons distributed over multiple chips. Address-event representation (AER) has long been considered a convenient transmission protocol for spike based neuromorphic devices. One missing, long-needed feature of AER-based systems is the ability to acquire data from complex neuromorphic systems and to stimulate them using suitable… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
78
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
4
3
2

Relationship

2
7

Authors

Journals

citations
Cited by 122 publications
(79 citation statements)
references
References 47 publications
(56 reference statements)
0
78
0
Order By: Relevance
“…A common goal is to integrate large numbers of these circuits on single chips, or even full wafers, and create large networks of neurons, densely interconnected. In these systems, the strategy used to connect multiple neurons with each other is to use asynchronous digital circuits that map and route the spikes as they are generated to other neurons on different chips or other areas of the same chip/wafer [14], [15]. It is therefore crucial to develop compact low-power circuits, that implement faithful models of real neurons, but that can also produce extremely fast digital pulses required by the asynchronous circuits that manage the communication infrastructure.…”
Section: Introductionmentioning
confidence: 99%
“…A common goal is to integrate large numbers of these circuits on single chips, or even full wafers, and create large networks of neurons, densely interconnected. In these systems, the strategy used to connect multiple neurons with each other is to use asynchronous digital circuits that map and route the spikes as they are generated to other neurons on different chips or other areas of the same chip/wafer [14], [15]. It is therefore crucial to develop compact low-power circuits, that implement faithful models of real neurons, but that can also produce extremely fast digital pulses required by the asynchronous circuits that manage the communication infrastructure.…”
Section: Introductionmentioning
confidence: 99%
“…The address of the sending element is conveyed as a parallel word of sufficient length, while the handshaking control signals require only two lines. Systems containing more than two AER chips can be constructed by implementing additional special purpose off-chip arbitration schemes and custom digital logic circuits [16], [17].…”
Section: B the Address-event Representationmentioning
confidence: 99%
“…Approximations to the retinal system itself have been implemented in hardware [1], as well as approximations to the motion detection and orientation selectivity algorithms that are present in living neural systems [2,3]. To theoretically back up the development of these devices, many models for early visual system functionalities have also been presented so far [4,5,6].…”
Section: Introductionmentioning
confidence: 99%
“…Among these operations, orientation selectivity is particularly difficult. As an example, a hardware device that uses two FPGAs for the implementation of visual cortex orientation tuning was shown in [3]. See also [13] for a digital implementation of similar orientation filters.…”
Section: Introductionmentioning
confidence: 99%