2007 International Conference on Design &Amp; Technology of Integrated Systems in Nanoscale Era 2007
DOI: 10.1109/dtis.2007.4449516
|View full text |Cite
|
Sign up to set email alerts
|

A clock-fault tolerant architecture and circuit for reliable nanoelectronics system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2009
2009
2020
2020

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
references
References 10 publications
0
0
0
Order By: Relevance