Y. Horiba, M. Nakaya, S. Kato, K. Tsukamoto, H. Sakurai, T. Kondo
THIS PAPER WILL DESCRIBE a bipolar 2560-gate masterslice LSI with a subnanosecond delay time for random logic. The power dissipation has been reduced by decreasing the supply voltage to -2.2V. An average delay time of 0.83ns/gate has been achieved with a power dissipation of 0.54mW/gate. The LSI, utilizing a walled-emitter structure and a three-layer metalization, has been fabricated by the ISAC process'. The collector-emitter piping in the walled emitter structure, so-called edge effect, has been overcome by…
scite is a Brooklyn-based startup that helps researchers better discover and evaluate scientific articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by researchers from dozens of countries and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.