2018 IEEE MTT-S International Wireless Symposium (IWS) 2018
DOI: 10.1109/ieee-iws.2018.8400952
|View full text |Cite
|
Sign up to set email alerts
|

A 1GSps RF sampling pipelined ADC with novel background digital calibration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…It does not require changing the internal circuit structure of the ADC, but corrects errors in the digital domain by analyzing the digital code output by the ADC. For example, for pipeline ADC, by injecting a pseudo-random sequences [4] , we can use LMS iterative operation to extract error parameters, and then adjust the ADC output digital domain according to the error parameters. However, this method relies on a large amount of data, which is not only poor in versatility but also inefficient.…”
Section: Introductionmentioning
confidence: 99%
“…It does not require changing the internal circuit structure of the ADC, but corrects errors in the digital domain by analyzing the digital code output by the ADC. For example, for pipeline ADC, by injecting a pseudo-random sequences [4] , we can use LMS iterative operation to extract error parameters, and then adjust the ADC output digital domain according to the error parameters. However, this method relies on a large amount of data, which is not only poor in versatility but also inefficient.…”
Section: Introductionmentioning
confidence: 99%