A 100-Gb/s PAM-4 Voltage-Mode Transmitter With High-Resolution Unsegmented Three-Tap FFE in 40-nm CMOS

Chen, Yan-Ting; Peng, Pen-Jui; Lin, Hung Wen

doi:10.1109/lssc.2022.3202338

Cited by 3 publications

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Aiming to address the signal integrity problem, equalization technology [4] is usually adopted in a high-speed communication link, i.e., Serializer-Deserializer (SerDes). From the perspective of the compensation principle, equalization technology can mainly be divided into frequency-domain equalization, e.g., continuous-time linear equalizer (CTLE) [5], and time-domain equalization, e.g., pre-emphasis, feed-forward equalizer (FFE) [6] and decision feedback equalizer (DFE). CTLE's frequency response in Figure 2 is approximately opposite to the channel frequency response, making its combined frequency response flat.…”

Section: Introductionmentioning

confidence: 99%

41.6 Gb/s High-Depth Pre-Interleaver for DFE Error Propagation in 65 nm CMOS Technology

Zhan,

Li,

Zou

et al. 2023

Electronics

View full text Add to dashboard Cite

A high-speed, high-depth pre-interleaver in the proposed symbol pre-interleaving Bit MUX (PBM) was implemented to mitigate decision feedback equalizer (DFE) error propagation in a 400 G Ethernet Serializer–Deserializer (SerDes) interface. Based on the SerDes interface link architecture with 5-tap DFE, the performance of the PBM under DFE error propagation was simulated theoretically, which could obtain an interleaving gain of 0.35 dB. In the pre-interleaver, in order to significantly increase the transmission rate while keeping the larger interleaving depth, characteristic polynomial parallelization with the logic expansion method and register-based memory with interleaving technology were adopted. Finally, the pre-interleaver was fabricated with 65 nm CMOS technology, with a total area of 0.615 mm2, including the I/O pad. The measurement results show that the horizontal opening degree of the output signal can reach 0.925 UI at the data rate of 41.6 Gb/s. The total power consumption is 38.52 mW at the supply voltage of 1.2 V and frequency of 1.3 GHz.

show abstract

Section: Introductionmentioning

confidence: 99%