2009
DOI: 10.1109/tnano.2009.2016562
|View full text |Cite
|
Sign up to set email alerts
|

Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
87
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 181 publications
(87 citation statements)
references
References 15 publications
0
87
0
Order By: Relevance
“…• The alignment and positioning of the CNTs during the CNT growth process: CNTs grown on quartz substrates can yield nearly perfectly linear (> 99.9%) aligned arrays of CNTs [13], but there remains a non-negligible fraction of mispositioned CNTs that can interfere with the logic functionality. Nevertheless, CNFET circuits immune to such mispositioned CNTs have been developed [14].…”
Section: Manufacturing Imperfections In Cnfets and Challengesmentioning
confidence: 99%
See 2 more Smart Citations
“…• The alignment and positioning of the CNTs during the CNT growth process: CNTs grown on quartz substrates can yield nearly perfectly linear (> 99.9%) aligned arrays of CNTs [13], but there remains a non-negligible fraction of mispositioned CNTs that can interfere with the logic functionality. Nevertheless, CNFET circuits immune to such mispositioned CNTs have been developed [14].…”
Section: Manufacturing Imperfections In Cnfets and Challengesmentioning
confidence: 99%
“…Diameter variations cause fluctuations in the CNFET's threshold voltage and drive current. Typical CNT growth techniques produce CNTs with diameters ranging from 0.5 to 3nm, but the standard deviation of the CNT diameter can often be controlled within 10% of the mean diameter [13].…”
Section: Manufacturing Imperfections In Cnfets and Challengesmentioning
confidence: 99%
See 1 more Smart Citation
“…They aligned nanotube arrays with controlled density on crystalline, insulating sapphire substrates, which are similar to industry-adopted silicon-on-insulator substrates. Subsequently, Patil et al [15] grew wafer-scale-aligned carbon nanotube on single-crystal quartz and then transferred the grown carbon nanotube from quartz wafers to silicon wafers. Large-scale fabrication of SWCNT FET had been realized.…”
Section: Introductionmentioning
confidence: 99%
“…These progresses mainly include: (a) the development of RF circuit models for single and bundle interconnects consisting of SWCNT, DWCNT and MWCNT [2][3][4][5]; (b) the extraction of their distributed parameters [6][7][8]; (c) the characterization of crosstalk effects [9,10], (d) the prediction of their performance parameters in comparison with copper interconnects used for advanced CMOS fabrication technologies [11][12][13], and (e) the study on their relative stability [14], power handling capability, and other reliability issues [15]. On the other hand, it must be emphasized that design and fabrication technologies of CNT-based interconnects are very important for their real application in the future 3-D ICs, and some significant progresses can be found in [15][16][17][18][19]. Also, some methodologies on transmission line, interconnects and transient signal analysis can be found in [30][31][32].…”
Section: Introductionmentioning
confidence: 99%